Abstract-Structurally Synthesized Binary Decision Diagrams (SSBDDs) have an important characteristic property of keeping information about circuit's structure. Boolean difference of a circuit is used to find test pattern for stuck at fault in combinational circuit but the algebraic manipulation involved in solving Boolean difference is a tedious job. In this paper an efficient algorithm is proposed to compute Boolean difference and test patterns simply using searching the paths of SSBDD. This model reduces algebraic manipulations and takes less time to compute the test pattern.
INTRODUCTION
In a combinational circuit the presence of a single stuck at fault can be tested easily by a set of inputs. These set of inputs are applied to faulty circuit which generate different output. The variation in output will show the circuit is faulty or fault free. Automatic test pattern generation is a method by which we can test the fault of a circuit. Under this method a set of binary digits are produced. Using these sets as input to circuit, we can easily detect the every single stuck at fault of the circuit. During last decade a large number of test pattern generation algorithms have been proposed. There are two types: structural method and algebraic method. The most notable structural methods are D algorithm [1] [2] , PODEM, FAN, SOCRATES etc. Boolean difference is the most famous algebraic method to find test pattern [3] .
Binary Decision Diagram and Reduced Ordered Binary Decision Diagram are used for representation and manipulation of Boolean Functions [4, 5, 6, and 7] . But this model have some problem like it suffers from the memory explosion, which limits its usability on large designs. So we cannot use as a model for such methods that require a certain degree of structural information about the design. To overcome this drawback we are moving a new concept called Structurally Synthesized Binary Decision Diagram (SSBDD). SSBDD is one of the popular model to represent the Boolean function of a Boolean circuit. It keeps the information of circuit structure of digital circuit [8] . In this paper an efficient and effective algorithm is proposed to find the test pattern of a combinational circuit using searching the paths of corresponding SSBDD. It is clear that the efficiency of any algorithm is said to be increased, if the simulation time was reduced. In this approach a small amount of algebraic manipulation is required. So this approach presents the easy way to find the test pattern and very helpful to find the test pattern for large circuits, fan and fan-free circuits also.
The paper is organized as follows. In section 2 we describe the preliminaries of SSBDD. In section 3 and section 4 are dedicated to explain proposed approach and algorithm for generating test pattern successively. In section 5 include some experimental result on appropriate examples. Section 6 highlights directions for future work. Finally section 7 gives conclusion. 
II. PRELIMINARIES

A. Basic concept of Boolean difference
B.
Basic concept of SSBDD The SSBDDs are based upon the equivalent parenthesis form (EPF), that is, they describe a digital circuit structurally [9] [10] . The SSBDD models are generated by a superposition procedure that extracts information about both, function and data of structural paths of the circuit. For example the equivalent SSBDD of a combinational circuit in figure 1 is as shown in figure 2 .
SSBDD is a very powerful model for representation and manipulation of Boolean function. This model has different flavor compared to other commonly used mathematical model. First time it was introduced as Structural Alternative Graphs [3] and generalized as multiple-valued decision diagrams in [11] .
SSBDD model reduces the no of nodes to represent the circuit compared to the ROBDD. One more is the size of the SSBDD model is linear in respect to the circuit size while it is exponential for ROBDD [12] .Due to that simulation time [13, 14] can be reduced remarkably to generate the test pattern. 
III. PROPOSED APPROACH
We follow the below to calculate the test pattern. 
IV. PROPOSED ALGORITHM
In figure 4 , the flow chart is used to explain the algorithm to find test pattern. The following steps are considered.
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V. EXAMPLES
This section explained generation of test pattern with the help of different types of models, like "track missing" and "no track missing". The track missing means that all combinations of TRACKs which are not existed in that SSBDD.
All combinations means TRACK [R][R], TRACK [D][D],TRACK [R][D] and TRACK[D] [R]
.No track missing means all combinations of tracks present in a given SSBDD. We explain one more case called undetectable fault, for which the Boolean difference is , which means that even if the fault present in the Boolean circuit, we cannot detect that fault.
A.
Track is missing Let the function F (A, B, C) = A (B+C) and A as stuck at fault 0 and 1.
The following steps are considered to find test pattern using algorithm.
Step1. SSBDD for given function is shown in the figure 5.
Here fault is assumed to be at A. So root node is taken as A. Step2. Here A is stuck literal, so stuck at 0 can be taken as γ = A and stuck at 1 can be taken as γ= . 
B. No track is missing
Let function F (A, B, C) = AB+ and B as stuck at fault 0 and 1.
Step1. SSBDD for given function is shown in figure 6 .
Here fault is assumed to be at B. So root node is taken as B. Step2. No TRACKS are missing in a given function F = AB+ . Step3. All the TRACKs can be calculated as The following steps are considered to find test pattern using algorithm.
Step1. SSBDD for given function is shown in figure 7 .
Here fault is assumed to be at A. So root node is taken as A. Step2. No TRACKs are missing in a given function F.
Step3. All the TRACKS can be calculated as by the function F= + C and easily understand that this minimized function is totally independent of A. Due to that if any error occurs at A the fault from the primary output line is not observable and detectable.
C. Analyzing Multi-output Function
The proposed algorithm is also efficient for multi-output function ABC. Consider the full adder circuit and corresponding equations are algorithm on the SSBDD Sum, then the terms of Boolean difference will be like {BC, C, B . Now without computation of Boolean difference for function of carry, we can easily determine the terms of its Boolean difference. Using analyzing the SSBDD of Carry, The term C (Considering from one of the term of sum) is also one of the term of Boolean difference of carry with respect to A. Because, if we start from A (Considering figure 8 (B) ) and goes to RIGHT and check the result searching the path C and again start from A and goes DOWN to check the result using same path C. Using this way different values come and then that can be considered as one of the term of Boolean difference for Carry with respect to the root node A. Same procedure will be used to determine all other terms of Boolean difference for second function Carry.
VI. FUTURE WORK
Here we showed that it is easy to find test pattern for single stuck at fault using SSBDD for any Boolean function. We are going to use SSBDD for finding test patterns for multiple stuck at fault model or other fault model like stuck-open fault, bridging-fault or delay-fault.
VII. CONCLUSION
Here we showed that it is easy to find test pattern for single stuck at fault using SSBDD for any Boolean function. The Boolean difference is determined using tracing the paths of SSBDD of the circuit. Proposed algorithm reduces the simulation time due to two reasons, one is that algorithm uses the SSBDD model instead of the other BDD model and another is that it reduces mathematical manipulation due to searching the path of SSBDD to find the Boolean difference instead of using classical Boolean difference method.
